

# Systems and Devices 1

## Lec 5b : The Computer

## Before we get started ...


- We have seen how the processor will process an instruction (FDE). We know how instructions and data are stored in memory, BUT, how do we implement these instruction phases in hardware?
  - ▶ The missing link : what controls the hardware components in our processor i.e. registers, counters, ALU and memory?
    - ◆ For each machine-level instruction what are the required sequence of micro-instructions.
    - ◆ Need to identify what hardware is used, how is it controlled?

## Instruction set

RTL	ENCODING	ASSEMBLER
Move KK : ACC <- KK	0000 XXXX KKKKKKKK	MOVE 0x01
Add KK : ACC <- ACC + KK	0001 XXXX KKKKKKKK	ADD 0x23
Sub KK : ACC <- ACC - KK	0010 XXXX KKKKKKKK	SUB 0x45
And KK : ACC <- ACC & KK	0011 XXXX KKKKKKKK	AND 0x67
Load AA : ACC <- M[AA]	0100 XXXX AAAAAAAAAA	LOAD 0x89
Store AA : M[AA] <- ACC	0101 XXXX AAAAAAAAAA	STORE 0x89
AddM AA : ACC <- ACC + M[AA]	0110 XXXX AAAAAAAAAA	ADDM 0xAB
SubM AA : ACC <- ACC - M[AA]	0111 XXXX AAAAAAAAAA	SUBM 0xAB
JumpU AA : PC <- AA	1000 XXXX AAAAAAAAAA	JUMPU 0xCD
JumpZ AA : IF Z=1 PC <- AA ELSE PC <- PC + 1	1001 XXXX AAAAAAAAAA	JUMPZ 0xEF
JumpNZ AA : IF Z=0 PC <- AA ELSE PC <- PC + 1	1010 XXXX AAAAAAAAAA	JUMPNZ 0xF0

- SimpleCPU machine-level instructions
  - ▶ Q : what are micro-instructions?

## SimpleCPU\_v1a



- A : a micro-instruction defines the state of the control signals within the processor for a particular phase of a machine-level instructions execution.
  - ▶ Quick Quizzz : How many control signals are needed?

# Control logic

INSTRUCTION	FETCH	DECODE	EXECUTE	PC_LD	IR_EN	ACC_EN	ACC_CTL2	ACC_CTL1	ACC_CTL0	ADDR_SEL	DATA_SEL	RAM_WR	RAM_EN	ROM_EN
MOVE	1	0	0	0	0	0	1	0	0	0	0	0	0	0
ADD	1	0	0	0	0	1	0	0	0	0	0	0	0	1
SUB	1	0	0	0	0	1	0	0	0	1	0	0	0	1
AND	1	0	0	0	0	1	0	0	1	0	0	0	0	1
LOAD	1	0	0	0	0	1	0	1	0	0	1	0	0	1
STORE	1	0	0	0	0	1	0	0	0	0	0	0	1	0
ADDM	1	0	0	0	0	1	0	0	0	1	0	0	0	1
SUBM	1	0	0	0	0	1	0	0	0	1	0	0	0	1
JUMPU	1	0	0	0	0	1	0	0	0	0	0	0	0	1
JUMPZ	1	0	0	0	0	1	0	0	0	0	0	0	0	1
JUMPNZ	1	0	0	0	0	1	0	0	0	0	0	0	0	1

NOTE: J = (JUMPU # (JUMPZ & Z) & (JUMPNZ & !Z)), Z = ZERO  
 LOGIC SYMBOLS: AND = &, OR = #, NOT = !

- Step 1 : for each instruction identify the signals to control and their state at each phase (FDE).

University of York : M Freeman 2021

# Control logic


CTL SIGNAL	LOGIC
ROM_EN	FETCH
RAM_EN	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)
RAM_WR	STORE & EXECUTE
ADDR_SEL	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)
DATA_SEL	LOAD # ADDM # SUBM
ACC_CTL0	SUB # SUBM
ACC_CTL1	AND
ACC_CTL2	MOVE # LOAD
ACC_EN	(MOVE # ADD # SUB # AND # LOAD # ADDM # SUBM) & EXECUTE
IR_EN	FETCH
PC_LD	EXECUTE & J
PC_EN	(DECODE & !J) # (EXECUTE & J)

NOTE: J = (JUMPU # (JUMPZ & Z) & (JUMPNZ & !Z)), Z = ZERO  
 LOGIC SYMBOLS: AND = &, OR = #, NOT = !

- Step 2 : convert truth table into combinatorial logic circuit (Boolean equations, ABEL, VHDL).

University of York : M Freeman 2021


# Control logic : ALU



- ADD / ADDM = "000"      SUB / SUBM = "001"
- BITWISE\_AND = "01X"      MOVE / LOAD = "10X"

University of York : M Freeman 2021


# Control logic



- Step 3 : implementation – ring counter, encoder, logic

University of York : M Freeman 2021



# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021



# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021



# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021


# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021


# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021


# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021


# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021


# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021


# Control logic : FDE



- 3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021


# Control logic : Decoder



- One-hot decoder : process 4 bit opcode field

University of York : M Freeman 2021


# Control logic : Decoder



- One-hot decoder : process 4 bit opcode field

University of York : M Freeman 2021


# Control logic : Decoder



- One-hot decoder : process 4 bit opcode field

University of York : M Freeman 2021


# Control logic : Decoder



- One-hot decoder : process 4 bit opcode field

University of York : M Freeman 2021

# Control logic : Decoder




- One-hot decoder : process 4 bit opcode field

University of York : M Freeman 2021

Slide 23

# Control logic




- Decode logic : generate control signals

University of York : M Freeman 2021

Slide 24

# Control logic



- Decode logic implementation

University of York : M Freeman 2021


# Control logic

CTL SIGNAL	LOGIC
ROM_EN	FETCH
RAM_EN	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)
RAM_WR	STORE & EXECUTE
ADDR_SEL	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)
DATA_SEL	LOAD # ADDM # SUBM
ACC_CTL0	SUB # SUBM
ACC_CTL1	AND
ACC_CTL2	MOVE # LOAD
ACC_EN	(MOVE # ADD # SUB # AND # LOAD # ADDM # SUBM) & EXECUTE
IR_EN	FETCH
PC_LD	EXECUTE & J
PC_EN	(DECODE & !J) # (EXECUTE & J)
NOTE: J = (JUMPU # (JUMPZ & Z) & (JUMPNZ & !Z)), Z = ZERO	
LOGIC SYMBOLS: AND = &, OR = #, NOT = !	

## Quick Quizzz


- ▶ Draw the control logic to implement the ALU control lines: ACC\_CTL0/1/2. What is the input source for this circuit?

# Memory



- Q : if the ACC is 8bits wide and memory stores 16bit values e.g. an instruction. What happens during LOAD or STORE instructions?

# New instructions?




## Quick Quizzz

- ▶ What would you need to do to add an immediate multiply instruction:  $ACC \leftarrow ACC \times KK$ ?
- ▶ What problem could occur when storing the result?

# Memory


- A : it depends on the architectural choices we make.
  - ▶ 1) Make everything 16-bits : upgrade to an 16-bit ACC and ALU to, downside wastes hardware if we do not need to process 16-bit data types.
  - ▶ 2) Only read and write to lower 8-bits of a memory locations, downside wastes memory i.e. each time you declare a variable we will waste 8-bits.
  - ▶ 3) Make memory 8-bits wide, processor can use any memory location to store variables, downside instructions have to be stored in two memory locations.
    - ♦ Quick Quizzz : how will this affect the processor's FETCH phase i.e. address bus, PC, IR, data bus?

# Memory



- For the simpleCPU\_v1a we take the simple solution
  - ▶ Only read and write to lower 8-bits of a memory locations, downside wastes memory i.e. each time you declare a variable we will waste 8-bits.

# Memory



- Alternatively we could use byte addressable memory

# Memory

<code>mulx3.asm</code>	<code>code.asc</code>	<code>*code.dat</code>	00 00	00 00 00
000 MOVE 0x00	0000	0000000000000000	01 00	02 50 1A
001 STORE 0x0D	500d	0101000000001101	02 0D	04 00 03
002 MOVE 0x03	0003	0000000000000011	03 50	06 50 1B
003 STORE 0x0E	500e	0101000000001110	04 03	08 90 18
004 JUMPZ 0x0C	900c	1001000000001100	05 00	0A 20 01
005 SUB 0x01	2001	0010000000000001	06 0E	0C 50 1B
006 STORE 0x0E	500e	0101000000001110	07 50	0E 40 1A
007 LOAD 0x0D	400d	0001000000001010	08 ??	10 10 0A
008 ADD 0x0A	100a	0101000000001101	09 ??	12 50 1A
009 STORE 0x0D	500d	0101000000001110	0A ??	14 40 1B
010 LOAD 0x0E	400e	0100000000001110	0B ??	16 80 08
011 JUMPU 0x04	8004	1000000000001000	...	18 80 18
012 JUMPU 12	800C	1000000000001100	1A ??	1A ?? ??
013 0	0000	0000000000000000		
014 0	0000	0000000000000000		

- Quick Quizz
  - ▶ How will the MULx3 program be stored in byte addressable memory? Will it change? What byte do you store “first”?
  - ▶ When fetching an instruction what will be the value of ADDR(0)?

# Summary

- Key concepts
  - ▶ Control logic
    - ◆ Representing processor state
      - Ring counter
    - ◆ Generating control signals
      - One-hot decoder + logic
  - ▶ Memory architecture
    - ◆ Word or Byte addressable memory
    - ◆ Endianness : little=LSD or Big=MSD in first address.
  - ▶ Self-modifying code
    - ◆ Treating instructions as data, overwriting instructions as the program is executed.
      - Not a recommended programming technique :)