## Systems and Devices 1 Lec 5b : The Computer

#### Before we get started ...

- We have seen how the processor will process an instruction (FDE). We know how instructions and data are stored in memory, BUT, how do we implement these instruction phases in hardware?
  - The missing link : what controls the hardware components in our processor i.e. registers, counters, ALU and memory?
    - For each machine-level instruction what are the required sequence of micro-instructions.
    - Need to identify what hardware is used, how is it controlled? University of York : M Freeman 2021

Slide 1

#### Instruction set

University of York : M Freeman 2021

RTL	ENCODING	ASSEMBLER	
Move KK : ACC <- KK	0000 XXXX KKKKKKKK	MOVE 0x01	
Add KK : ACC <- ACC + KK	0001 XXXX КККККККК	ADD 0x23	
Sub KK : ACC <- ACC - KK	0010 XXXX КККККККК	SUB 0x45	
And KK : ACC <- ACC & KK	0011 XXXX КККККККК	AND 0x67	
Load AA : ACC <- M[AA]	0100 XXXX AAAAAAAA	LOAD 0x89	
Store AA : M[AA] <- ACC	0101 XXXX AAAAAAAA	STORE 0x89	
AddM AA : ACC <- ACC + M[AA]	0110 XXXX AAAAAAAA	ADDM 0xAB	
SubM AA : ACC <- ACC - M[AA]	0111 XXXX AAAAAAAA	SUBM 0xAB	
JumpU AA : PC <- AA	1000 XXXX AAAAAAAA	JUMPU 0xCD	
JumpZ AA : IF Z=1 PC <- AA	1001 XXXX AAAAAAAA	JUMPZ 0xEF	
ELSE PC <- PC + 1			
JumpNZ AA : IF Z=0 PC <- AA	1010 XXXX AAAAAAAA	JUMPNZ 0xF0	
ELSE PC <- PC + 1			

 SimpleCPU machine-level instructions
 Q : what are micro-instructions? University of York : M Freeman 2021

Slide 2



 A : a micro-instruction defines the state of the control signals within the processor for a particular phase of a machine-level instructions execution.

Quick Quizzz : How many control signals are needed? University of York : M Freeman 2021

#### Control logic



control and their state at each phase (FDE).

University of York : M Freeman 2021

#### **Control logic**

Slide 6

Slide 8

	CTL SIGNAL	LOGIC				
	ROM_EN	FETCH				
	RAM_EN	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)				
	RAM_WR	STORE & EXECUTE				
	ADDR_SEL	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)				
	DATA_SEL	LOAD # ADDM # SUBM				
	ACC_CTL0	SUB # SUBM				
	ACC_CTL1	AND				
1	ACC_CTL2	MOVE # LOAD				
	ACC_EN	(MOVE # ADD # SUB # AND # LOAD # ADDM # SUBM) & EXECUTE				
	IR_EN	FETCH				
	PC_LD	EXECUTE & J				
	PC_EN	(DECODE & !J) # (EXECUTE & J)				
÷	NOTE: J = (JU	JMPU # (JUMPZ & Z) & (JUMPNZ & !Z)), Z = ZERO				
	LOGI	C SYMBOLS: AND = &, OR = #, NOT = !				
	LOGI	C SYMBOLS: AND = &, OR = #, NOT = !				

#### Step 2 : convert truth table into combinatorial logic circuit (Boolean equations, ABEL, VHDL). University of York : M Freeman 2021

Slide 7

Slide 5

#### Control logic : ALU



#### **Control logic**



• Step 3 : implementation – ring counter, encoder, logic University of York : M Freeman 2021

#### Control logic : FDE

Slide 9



3bit ring counter : representing instruction phases (FDE)
 University of York : M Freeman 2021

### Control logic : FDE



3bit ring counter : representing instruction phases (FDE)
 University of York : M Freeman 2021



#### **Control logic : FDE**



University of York : M Freeman 2021



• 3bit ring counter : representing instruction phases (FDE) University of York : M Freeman 2021

Control logic : FDE

control logic

IR EN

D(3:0)

# Control logic : FDE

3bit ring counter : representing instruction phases (FDE)

University of York : M Freeman 2021





University of York : M Freeman 2021



Slide 19

#### **Control logic : Decoder**



### Control logic : Decoder



One-hot decoder : process 4 bit opcode field
 University of York : M Freeman 2021

#### **Control logic : Decoder**



University of York : M Freeman 2021

### **Control logic : Decoder**



 One-hot decoder : process 4 bit opcode field University of York : M Freeman 2021

Slide 23



 Decode logic : generate control signals University of York : M Freeman 2021

#### **Control logic**



University of York : M Freeman 2021

### **Control logic**

CTL SIGNAL	LOGIC				
ROM_EN	FETCH				
RAM_EN	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)				
RAM_WR	STORE & EXECUTE				
ADDR_SEL	(DECODE # EXECUTE) & (LOAD # STORE # ADDM # SUBM)				
DATA_SEL	LOAD # ADDM # SUBM				
ACC_CTL0	SUB # SUBM				
ACC_CTL1	AND				
ACC_CTL2	MOVE # LOAD				
ACC_EN	(MOVE # ADD # SUB # AND # LOAD # ADDM # SUBM) & EXECUTE				
IR_EN	FETCH				
PC_LD	EXECUTE & J				
PC_EN	(DECODE & !J) # (EXECUTE & J)				
NOTE: J = (JUMPU # (JUMPZ & Z) & (JUMPNZ & !Z)), Z = ZERO					
LOGIC SYMBOLS: AND = &, OR = #, NOT = !					

#### Quick Quizzz

Draw the control logic to implement the ALU control lines: ACC\_CTL0/1/2. What is the input source for this circuit?

University of York : M Freeman 2021

### New instructions?



A0	Y0	MOVE
	Y1	ADD
A1	Y2	SUB
A2	Y3	BITWISE_AND
A3	Y4	LOAD
	Y5	STORE
	VS	ADDM
	77	SUBM
	va	jumpu
	vo	jumpz
	Ya	jumpnz
	VR	
	YC C	
	70 0	
	12 0	

#### Quick Quizzz

Slide 26

ilide 28

- What would you need to do to add an immediate multiply instruction: ACC <- ACC × KK?</p>
- What problem could occur when storing the result?
  University of York : M Freeman 2021

Slide 27



 Q : if the ACC is 8bits wide and memory stores 16bit values e.g. an instruction. What happens during LOAD or STORE instructions? Memory

- A : it depends on the architectural choices we make.
  - 1) Make everything 16-bits : upgrade to an 16-bit ACC and ALU to, downside wastes hardware if we do not need to process 16-bit data types.
  - Only read and write to lower 8-bits of a memory locations, downside wastes memory i.e. each time you declare a variable we will waste 8-bits.
  - 3) Make memory 8-bits wide, processor can use any memory location to store variables, downside instructions have to be stored in two memory locations.
    - Quick Quizz : how will this affect the processor's FETCH phase i.e. address bus, PC, IR, data bus?

University of York : M Freeman 2021

### Memory

## Memory



- For the simpleCPU\_v1a we take the simple solution
  - Only read and write to lower 8-bits of a memory locations, downside wastes memory i.e. each time you declare a variable we will waste 8-bits.

University of York : M Freeman 2021

#### Memory



• Alternatively we could use byte addressable memory University of York : M Freeman 2021

Slide 31

Memory						
mulx3.asm ×	code.asc ×	🖹 *code.dat 🛛 🛛	00	00		00
	0000	000000000000000000000000000000000000000	01	00		02
001 STORE 0x00	500d	0101000000001101	02	0D		04
02 MOVE 0x03	0003	0000000000000011	03	50		06
003 STORE 0x0E	500e	1001000000001110	04	03		08
004 JUMPZ 0X0C	2001	0010000000000001	07	00		00
06 STORE 0x0E	500e	0101000000001110	05	00		UA
007 LOAD 0x0D	400d	010000000001101	06	0E		0C
008 ADD 0x0A	100a	0101000000001101	07	50		0E
	5000	010000000001110	08	??		10
)11 JUMPU 0x04	8004	1000000000000100	00	22		12
12 JUMPU 12	800C	000000000000000000000000000000000000000	09			12
013 0	0000	000000000000000000000000000000000000000	0A	- 77		14

#### Quick Quizz

0000

014 0

How will the MULx3 program be stored in byte addressable memory? Will it change? What byte do you store <u>"first"?</u>

0B

??

When fetching an instruction what will be the value of ADDR(0)?
University of York : M Freeman 2021

#### Summary

Key concepts

Slide 30

Slide 32

00

50

00

50

90

20

50

40

10

50

40

80

80

??

16

18

1A

00

1A

03

1B

18

01

1B

1A

0A

1A

1B

08

18

??

- Control logic
  - Representing processor state
    - Ring counter
  - Generating control signals
    - One-hot decoder + logic
- Memory architecture
  - Word or Byte addressable memory
  - Endianness : little=LSD or Big=MSD in first address.
- Self-modifying code
  - Treating instructions as data, overwriting instructions as the program is executed.
    - Not a recommended programming technique :)