## Before we get started ...

## Systems and Devices 1 Lec 5 c : The Computer

- We now have a "fully functioning" computer.
> 12 instructions
- MOVE, LOAD, STORE
- ADD, SUB, ADDM, SUBM
- Bitwise-AND
- JUMP, JUMPZ, JUMPNZ
- 3 addressing modes, 2 data types
- Immediate, Absolute, Direct.

Signed, Unsigned 8-bit data types.

- $256 \times 16$ bit memory
- 16-bit instructions, 8-bit variables
- What can we do with it? How can the computer interact with the real world?


## Instruction set



- SimpleCPU machine-level instructions
- Everything has to be implement from these instructions


## Demo : System Test



Before we can write our "first" program we need to test if the hardware is working correctly e.g. are there any damaged ICs or missing wires,

- Therefore, our first program is a test program: test.asm - Lets go through the code


## Demo : Hello World

- Traditionally the first program you write on any new machine is one that prints
"Hello World".
- The FPGA board used to implement SimpleCPU does not have a display
- Two choices:
- LCD
- Serial terminal

$\otimes \in \odot$ ctkTerm -/dev/ttySO 9600-8-N-1

| HELLO |
| :--- |
| HELLO WORLD |

HELLIO WORLD
/dev/ttys0 9600-8-N-1

## GPIO

- To interface the processor to the outside world we commonly use General Purpose Input Output pins.
- Programmer controlled digital interface devices that can read inputs and control outputs in the real world.
- Software controlled IO, no hardware support.
- Alternatively, application specific peripheral devices:
- Parallel Port : data transferred using multiple wires e.g. comparable to a bus inside the processor, additional hardware support to synchronise data transfers, buffer data.
- Serial Port : data transferred using a single wire i.e. one bit at a time, additional hardware support to convert parallel data to serial and vice versa, hardwired control logic, data buffers etc.

Parallel Port


- Memory mapped (address OxFF) output port
- 8 bit register, Q outputs drive external signals connected to LCD display

University of York : M Freeman 2021

## Parallel Port



- Address decoding logic only enables output register when the processor writes to address 0xFF.
- Q outputs updated with value on DATA_OUT bus (bits 7:0)


## Parallel Port



- Quick Quizz (be careful trick question)

- Can the processor read the output of the parallel port? - What happens when the CPU writes to ADDR OxFF?
- What happens when the CPU reads from ADDR OxFF? University of York : M Freeman 2021


## Text characters



- ASCII: 95 alpha-numeric, 33 control characters - Used in a later lab.

University of York : M Freeman 2021

## Parallel Port



- LCD module is controlled using a 6 bit bus
- E (7) : enable, active high, indicates that RS and DATA lines are valid and can be read.
- RS (6) : register select, 0 = command, 1 = character data
- Data (5:2) : 4 bit data bus, chars transferred as two nibbles.

University of York : M Freeman 2021

Demo : Hello World


- Software defined parallel port
- Bit flipping of control lines, bitwise operations etc. University of York : M Freeman 2021


## Worked Example : SimpleCPU_PIO



- Parallel IO (PIO)
- Run-time : approximately 700 us at 10 MHz


## Worked Example : SimpleCPU_PIO

|  |
| :---: |
| (tay |
|  |
|  |
|  |
|  |



- Lets go through the code

University of York : M Freeman 2021

## Worked Example : SimpleCPU_PIO



- Alternative implementation using MACROs
- We will look at the M4 pre-processor in a later Lecture/Lab University of York : M Freeman 2021


## Programming structures



Serial Port


- RS-232 N. 24 pin out on a DB9 connector

University of York : M Freeman 2021

## Serial Port



- RS232 : Point-to-point connection, 15M, 256Kbps
> +3 to +12 volts indicates an "ON or 0-state (SPACE)
> -3 to -12 volts indicates an "OFF" 1-state (MARK)
- Inverter drivers converting +12 / -12 voltages to logic 0 / 1 - MAX232 driver / receiver

University of York : M Freeman 2021

## Serial Port



- Serial data link, two wire interface: RxD, TxD + GND
- ASCII data converted into a serial data packet e.g. letter "H"
- Packet divided into equal time slices, each bit allocated one slice.
- Communications speed, bits per second (bps) e.g. 300bps $=3.3 \mathrm{~ms}$

University of York : M Freeman 2021

## Worked Example : SimpleCPU_SIO



- Serial IO (SIO)
- Run-time : approximately 300 ms at 10 MHz

University of York : M Freeman 2021


## - Bit banging

- "slang for various techniques for data transmission in which software is used to generate and process signals instead of dedicated hardware"
- Processor running at 10 MHz , therefore, bit-rate limited to a
 few 100 bps.

University of York : M Freeman 2021

## Serial Port

- Pseudo code and flowchart
- Need to:
- Select each BIT
- Select each CHAR


University of York : M Freeman 2021

## Select BIT

|  | 01001000 | $=$ | $0 \times 48=' H^{\prime}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TX | START |  |
|  | 01001000 | $=$ | TX | $0=$ | $0 \times 48$ |
| shift right | 00100100 | = |  | $0=$ | $0 \times 24$ |
| shift right | 00010010 | $=$ | TX | $0=$ | $0 \times 12$ |
| shift right | 00001001 | = | TX | $1=$ | $0 \times 09$ |
| shift right | 00000100 | $=$ | TX | 0 | $0 \times 04$ |
| shift right | 00000010 | = | TX | 0 | $0 \times 02$ |
| shift right | 00000001 | = | TX | $1=$ | $0 \times 01$ |
| shift right | 00000000 | = | TX | $0=$ | $0 \times 00$ |
|  |  |  |  | STOP |  |

- Q: how can we shift ASCII data in the ACC right?


## Serial Port

- A : write a program to divide the character data by 2
e.g. simple repeated subtraction.
- Count how many times 2 can be subtracted without generating a carry.
- Q : how can we read character data from memory i.e. implement data = message[i]
- A : we can not i.e. at the moment we only have an absolute addressing mode LOAD instruction.
- Read address can not be changed at runtime e.g. LOAD 55, we can not use a variable to address memory i.e. M[i].
- However, we can bodge this by using self modifying code :)

Memory : Load / Store
SimpleCPU_v1a


- For the simpleCPU_v1a we take the simple solution
- Only read and write to lower 8-bits of a memory locations, downside wastes memory i.e. each time you declare a variable we will waste 8-bits.

University of York : M Freeman 2021


- Set the high byte of data_out $=0 \times 00$

University of York : M Freeman 2021

SimpleCPU_v1a


- Set the high byte of data_out $=0 \times 00$

University of York : M Freeman 2021

## SimpleCPU_v1a



- Set the high byte of data_out $=0 \times 40$


## Quick Quizzz

| start: | \# | ADDRESS | DATA |
| :---: | :---: | :---: | :---: |
| load message | \# | 0 | 0x4007 |
| store char | \# | 1 | $0 \times 5006$ |
| load start | \# | 2 | 0x4000 |
| add 1 | \# | 3 | 0x1001 |
| store start | \# | 4 | $0 \times 5000$ |
| jump start | \# | 5 | $0 \times 8000$ |
| char: |  |  |  |
| .data 0 | \# | 6 | 0x0000 |
| message: |  |  |  |
| . data 'H' | \# | 7 | 0x0048 |
| . data 'E' | \# | 8 | 0x0045 |
| . data 'L' | \# | 9 | 0x004C |
| .data 'L' | \# | 10 | 0x004C |
| . data 'O' | \# | 11 | 0x004F |

- If we did hardwire the data_out bus to $0 \times 40$ || ACC, what does the above code do?

University of York : M Freeman 2021

SimpleCPU_v1a


- Set the high byte of data_out $=\operatorname{IR}[11: 8]| | 0000$

University of York : M Freeman 2021

SimpleCPU_v1a


- Set the high byte of data_out $=\operatorname{IR}[11: 8]| | 0000$ University of York : M Freeman 2021

SimpleCPU_v1a


- Self-modifying code, what can go wrong :)
> "New" 2-operand STORE instruction

A Wheeler JUMP

```
DATA = 22
X = FUNC(DATA)
FUNC:
    RETURN DATA×2
```

```
CODE:
```

CODE:
MOVE CODE
MOVE CODE
JUMP FUNC
JUMP FUNC
...
...
FUNC:
FUNC:
ADD 2
ADD 2
STORE 8 EXIT
STORE 8 EXIT
LOAD DATA
LOAD DATA
ADDM DATA
ADDM DATA
EXIT:
EXIT:
JUMP EXIT
JUMP EXIT
DATA:
DATA:
22
22
10}\mathrm{ MOVE 10

```
10}\mathrm{ MOVE 10
```

- The first implementation of a function call.
- Quick Quizz : how does this code work? University of York : M Freeman 2021


## Worked Example : SimpleCPU_SIO



- Lets go through the code

University of York : M Freeman 2021

Worked Example : UART


- Universal Asynchronous Receiver Transmitter unit
- A hardware implemented serial port


## Worked Example : UART



- Three memory mapped registers
- TX data : write only, triggers automatic TX of value
- RX data : read only, return received 8bit value (ASCII char)
- Status : read only, return status of RX, TX and Buffer.


## Worked Example : UART



- Lets go through the code
- A lot simpler when its all done in hardware :)

University of York : M Freeman 2021

## Summary

- Key concepts
- Control logic
- Representing processor state
- Generating control signals
- Character (text) data types : ASCII
- Parallel and Serial ports (IO)
- Memory maps and memory mapped devices
- Assembly language programming
- Three case studies:
- Easy : multiply 10 by 3
- Medium : Hello World LCD
- Hard : Hello World Serial (covered again in lab)

University of York : M Freeman 2021

